# The RF MOSFET Line **RF Power Field Effect Transistor** N–Channel Enhancement–Mode MOSFET

Designed primarily for linear large-signal output stages in the 2.0-100 MHz frequency range.

 Specified 50 Volts, 30 MHz Characteristics Output Power = 600 Watts Power Gain = 17 dB (Typ) Efficiency = 45% (Typ)







CASE 368-03, STYLE 2 (HOG PAC)

## **MAXIMUM RATINGS**

Rating	Symbol	Value	Unit	
Drain-Source Voltage	V <sub>DSS</sub>	125	Vdc	
Drain–Gate Voltage	V <sub>DGO</sub>	125	Vdc	
Gate-Source Voltage	V <sub>GS</sub>	±40	Vdc	
Drain Current — Continuous	۱ <sub>D</sub>	60	Adc	
Total Device Dissipation @ T <sub>C</sub> = 25°C Derate above 25°C	PD	1350 7.7	Watts W/°C	
Storage Temperature Range	T <sub>stg</sub>	-65 to +150	°C	
Operating Junction Temperature	Тј	200	°C	
THERMAL CHARACTERISTICS	•		•	

Characteristic	Symbol	Мах	Unit
Thermal Resistance, Junction to Case	R <sub>θ</sub> JC	0.13	°C/W

Handling and Packaging - MOS devices are susceptible to damage from electrostatic charge. Reasonable precautions in handling and packaging MOS devices should be observed.



Characteristic	Symbol	Min	Тур	Max	Unit
DFF CHARACTERISTICS					
Drain–Source Breakdown Voltage (V <sub>GS</sub> = 0, $I_D$ = 100 mA)	V(BR)DSS	125	_	—	Vdc
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 50 V, V <sub>GS</sub> = 0)	IDSS		_	20	mAdc
Gate–Body Leakage Current ( $V_{GS} = 20 V$ , $V_{DS} = 0$ )	IGSS		_	5.0	μAdc
ON CHARACTERISTICS					
Gate Threshold Voltage ( $V_{DS}$ = 10 V, $I_{D}$ = 100 mA)	V <sub>GS(th)</sub>	1.0	3.0	5.0	Vdc
Drain–Source On–Voltage ( $V_{GS}$ = 10 V, $I_D$ = 40 A)	V <sub>DS(on)</sub>	1.0	3.0	5.0	Vdc
Forward Transconductance (V <sub>DS</sub> = 10 V, I <sub>D</sub> = 20 A)	9fs	16	20	—	mhos
OYNAMIC CHARACTERISTICS					
Input Capacitance ( $V_{DS}$ = 50 V, $V_{GS}$ = 0, f = 1.0 MHz)	C <sub>iss</sub>	_	1600	—	pF
Output Capacitance ( $V_{DS}$ = 50 V, $V_{GS}$ = 0, f = 1.0 MHz)	C <sub>OSS</sub>	_	950	—	pF
Reverse Transfer Capacitance (V_DS = 50 V, V_GS = 0, f = 1.0 MHz)	C <sub>rss</sub>	_	175	—	pF
UNCTIONAL TESTS					
Common Source Amplifier Power Gain (V <sub>DD</sub> = 50 V, P <sub>out</sub> = 600 W, I <sub>DQ</sub> = 800 mA, f = 30 MHz)	G <sub>ps</sub>	—	17	_	dB
Drain Efficiency (V <sub>DD</sub> = 50 V, P <sub>out</sub> = 600 W, I <sub>DQ</sub> = 800 mA, f = 30 MHz)	η	_	45	—	%
Intermodulation Distortion (V <sub>DD</sub> = 50 V, P <sub>out</sub> = 600 W (PEP),	IMD <sub>(d3)</sub>	—	-25	-	dB





L2, L3 - Ferrite Beads, Fair-Rite Products Corp. #2673000801

f1 = 30 MHz, f2 = 30.001 MHz, I<sub>DQ</sub> = 800 mA)

Ferrite Material: 2 Each, Fair-Rite Products Corp. #2667540001

All capacitors ATC type 100/200 chips or equivalent unless otherwise noted.

Figure 1. 30 MHz Test Circuit





Figure 2. Power Gain versus Frequency

Figure 3. Output Power versus Input Power



Figure 4. DC Safe Operating Area

Figure 5. Capacitance versus Drain Voltage



Figure 6. Gate Voltage versus Drain Current



Figure 7. Common Source Unity Gain Frequency versus Drain Current





Figure 8. Series Equivalent Impedance



C1 — 1000 pF Ceramic

C2, C3, C4, C8, C9, C10, C11 — 0.1 µF Ceramic

- C5 10 µF/100 V Electrolytic
- C6, C7 0.1 µF Ceramic, (ATC 200/823 or Equivalent)
- D1 28 V Zener, 1N5362 or Equivalent
- D3 1N4148
- IC1 MC1723
- L1, L2 Fair-Rite Products Corp. Ferrite Beads #2673000801 R1, R2, R3 - 10 k Trimpot
- R4 1.0 k/1.0 W
- R5 10 Ohms R6 — 2.0 k

- R7 10 k
- R8 Thermistor, 10 k (25°C), 2.5 k (75°C)
- R9, R10 100 Ohms
- R11, R12 1.0 k
- R13, R14 50-100 Ohms, 4.0 x 2.0 W Carbon in Parallel
- T1 9:1 Transformer, Trifilar and Balun Wound on Separate
- Fair-Rite Products Corp. Balun Cores #286100012, 5 Turns Each. T2 — 1:9 Transformer, Balun 50 Ohm CO-AX Cable RG-188,
- Low Impedance Lines W.L. Gore 16 Ohms CO-AX Type CXN 1837. Each Winding Threaded Through Two Fair-Rite Products Corp. #2661540001 Ferrite Sleeves (6 Each).
- XTR MRF154

#### Figure 9. 20–80 MHz 1.0 kW Broadband Amplifier





#### **MOSFET CAPACITANCES**

The physical structure of a MOSFET results in capacitors between the terminals. The metal oxide gate structure determines the capacitors from gate-to-drain (Cqd), and gate-tosource (Cas). The PN junction formed during the fabrication of the RF MOSFET results in a junction capacitance from drain-to-source (Cds).

These capacitances are characterized as input (Ciss), output (C<sub>OSS</sub>) and reverse transfer (C<sub>rss</sub>) capacitances on data sheets. The relationships between the inter-terminal capacitances and those given on data sheets are shown below. The Ciss can be specified in two ways:

- 1. Drain shorted to source and positive voltage at the gate.
- 2. Positive voltage of the drain in respect to source and zero volts at the gate. In the latter case the numbers are lower. However, neither method represents the actual operating conditions in RF applications.



### LINEARITY AND GAIN CHARACTERISTICS

In addition to the typical IMD and power gain data presented, Figure 5 may give the designer additional information on the capabilities of this device. The graph represents the small signal unity current gain frequency at a given drain current level. This is equivalent to fT for bipolar transistors. Since this test is performed at a fast sweep speed, heating of the device does not occur. Thus, in normal use, the higher temperatures may degrade these characteristics to some extent.

#### **DRAIN CHARACTERISTICS**

One figure of merit for a FET is its static resistance in the full-on condition. This on-resistance, VDS(on), occurs in the linear region of the output characteristic and is specified under specific test conditions for gate-source voltage and drain current. For MOSFETs, VDS(on) has a positive temperature coefficient and constitutes an important design consideration at high temperatures, because it contributes to the power dissipation within the device.

#### GATE CHARACTERISTICS

The gate of the RF MOSFET is a polysilicon material, and is electrically isolated from the source by a layer of oxide. The input resistance is very high — on the order of  $10^9$  ohms resulting in a leakage current of a few nanoamperes.

Gate control is achieved by applying a positive voltage slightly in excess of the gate-to-source threshold voltage, VGS(th)-

Gate Voltage Rating — Never exceed the gate voltage rating. Exceeding the rated VGS can result in permanent damage to the oxide layer in the gate region.

Gate Termination — The gates of these devices are essentially capacitors. Circuits that leave the gate open-circuited or floating should be avoided. These conditions can result in turn-on of the devices due to voltage build-up on the input capacitor due to leakage currents or pickup.

Gate Protection — These devices do not have an internal monolithic zener diode from gate-to-source. If gate protection is required, an external zener diode is recommended.

#### MOUNTING OF HIGH POWER RF POWER TRANSISTORS

The package of this device is designed for conduction cooling. It is extremely important to minimize the thermal resistance between the device flange and the heat dissipator.

Since the device mounting flange is made of soft copper, it may be deformed during various stages of handling or during transportation. It is recommended that the user makes a final inspection on this before the device installation.  $\pm 0.0005''$  is considered sufficient for the flange bottom.

The same applies to the heat dissipator in the device mounting area. If copper heatsink is not used, a copper head spreader is strongly recommended between the device mounting surfaces and the main heatsink. It should be at least 1/4" thick and extend at least one inch from the flange edges. A thin layer of thermal compound in all interfaces is, of course, essential. The recommended torque on the 4-40 mounting screws should be in the area of 4-5 lbs.-inch, and spring type lock washers along with flat washers are recommended.

For die temperature calculations, the  $\Delta$  temperature from a corner mounting screw area to the bottom center of the flange is approximately 5°C and 10°C under normal operating conditions (dissipation 150 W and 300 W respectively).

The main heat dissipator must be sufficiently large and have low  $R_{\theta}$  for moderate air velocity, unless liquid cooling is employed.



## **CIRCUIT CONSIDERATIONS**

At high power levels (500 W and up), the circuit layout becomes critical due to the low impedance levels and high RF currents associated with the output matching. Some of the components, such as capacitors and inductors must also withstand these currents. The component losses are directly proportional to the operating frequency. The manufacturers specifications on capacitor ratings should be consulted on these aspects prior to design.

Push-pull circuits are less critical in general, since the ground referenced RF loops are practically eliminated, and the impedance levels are higher for a given power output. High power broadband transformers are also easier to design than comparable LC matching networks.

# EQUIVALENT TRANSISTOR PARAMETER TERMINOLOGY

Collector	Drain
Emitter	Source
Base	Gate
V(BR)CES · · · · · · · · · · · · · · · · · · ·	V(BR)DSS
V <sub>CBO</sub>	VDGO
IC	ID
I <sub>CES</sub>	IDSS
I <sub>EBO</sub>	IGSS
V <sub>BE(on)</sub>	VGS(th)
VCE(sat) ·····	V <sub>DS(on)</sub>
`С <sub>і́р</sub> ́	C <sub>iss</sub>
C <sub>ob</sub>	C <sub>OSS</sub>
h <sub>fe</sub>	9fs
VCE(cot)	V <sub>DS(on)</sub>
$R_{CE(sat)} = \frac{C_{C(sat)}}{10}$	$rDS(on) = \frac{DO(0.17)}{D}$
	D



# PACKAGE DIMENSIONS



Specifications subject to change without notice.

- North America: Tel. (800) 366-2266, Fax (800) 618-8883
- Asia/Pacific: Tel.+81-44-844-8296, Fax +81-44-844-8298
- Europe: Tel. +44 (1344) 869 595, Fax+44 (1344) 300 020

Visit www.macom.com for additional data sheets and product information.

REV 2

